

# AK584096AS / AK584096AG 4,194,304 x 8 Bit CMOS Dynamic Random Access Memory


# **DESCRIPTION**

The Accutek AK584096 high density memory module is CMOS DRAM organized in 4 Meg x 8 bit words. The assembly consists of eight standard 4 Meg x 1 DRAMs in plastic SOJ packages mounted on the front side of a printed circuit board. The module can be configured as a leadless 30 pad SIM or a leaded 30 pin SIP. The module is only 0.800 inch high (same height as a standard 1 Meg module) making it ideally suited for applications with low height restrictions.

The operation of the AK584096 is identical to eight 4 Meg x 1 DRAMs. The data input is tied to the data output and brought out separately for each device, with common RAS, CAS and WE control. This common I/O feature dictates the use of early-write cycles to prevent contention of D and Q. Since the Write-Enable (WE) signal must always go low before  $\overline{\text{CAS}}$  in a write cycle, Read-Write and Read-Modify-Write operation is not possible.

# **FEATURES**

- 4,194,304 x 8 bit organization
- Optional 30 Pad leadless SIM (Single In-Line Module) or 30 Pin leaded SIP (Single In-Line Package)
- · JEDEC standard pinout
- ${\underline{\sf Each}}$  device has common D and Q lines with common  $\overline{\sf RAS},$  CAS and WE control
- CAS-before-RAS refresh
- Power
   4.40 Watt Max Active (80 nSEC)
   3.75 Watt Max Active (100 nSEC)
   44 mW Max Standby



- Operating free air temperature 0°C to 70°C
- · Upward compatible with AK5816384
- Downward compatible with AK58256 and AK581024

# PIN NOMENCLATURE

DQ <sub>1</sub> - DQ <sub>8</sub>	Data In / Data Out	
A <sub>0</sub> - A <sub>10</sub>	Address Inputs	
CAS	Column Address Strobe Row Address Strobe	
RAS		
WE	Write Enable	
Vcc	5v Supply	
Vss	Ground	
NC	No Connect	


# **MODULE OPTIONS**

Leadless SIM: AK584096AS
Leaded SIP: AK584096AG

## **PIN ASSIGNMENT**

PIN#	SYMBOL	L PIN# SYMBO			
1	Vcc	16	DQ5		
2	CAS	17	A8		
3	DQ1	18	A9		
4	A0	19	A10		
5	A1	20	DQ6		
6	DQ2	21	WE		
7	A2	22	Vss		
8	A3 23		DQ7		
9	Vss	24	NC		
10	DQ3	25	DQ8		
11	A4	26	NC		
12	A5	27	RAS		
13	DQ4	28	NC		
14	A6	29	NC		
15	A7	30	Vcc		

# **FUNCTIONAL DIAGRAM**



# **ORDERING INFORMATION**

## PART NUMBER CODING INTERPRETATION

Position 1 2 3 4 5 6 7 8

#### 1 Product

#### AK = Accutek Memory

- 2 Type
  - 4 = Dynamic RAM
  - 5 = CMOS Dynamic RAM
  - 6 = Static RAM

#### 3 Organization/Word Width

- $1 = by 1 \quad 16 = by 16$
- 4 = by 4 32 = by 32
- $8 = by 8 \quad 36 = by 36$
- 9 = by 9

#### 4 Size/Bits Depth

- 5 Package Type
  - G = Single In-Line Package (SIP)
  - S = Single In-Line Module (SIM)
  - D = Dual In-Line Package (DIP)
  - W = .050 inch Pitch Edge Connect
  - Z = Zig-Zag In-Line Package (ZIP)
- 6 Special Designation
  - P = Page Mode
  - N = Nibble Mode
  - K = Static Column Mode
  - W = Write Per Bit Mode
  - V = Video Ram

#### 7 Separator

- = Commercial  $0^{\circ}$ C to + $70^{\circ}$ C
- M = Military Equivalent Screened
- (-55<sup>0</sup>C to +125<sup>0</sup>C)
- I = Industrial Temperature Tested

15 =

- $(-45^{\circ}C \text{ to } +85^{\circ}C)$
- X = Burned In

 $80 = 80 \, \text{nS}$ 

8 Speed (first two significant digits)

DRAMS			SR	SRAMS		
	50	=	50 nS	8	=	8 nS
	60	=	60 nS	10	=	10 nS
	70	=	70 nS	12	=	12 nS

The numbers and coding on this page do not include all variations available but are show as examples of the most widely used variations. Contact Accutek if other information is required.

15 nS

#### **EXAMPLES:**

#### AK584096ASP-80

4 Meg x 8, 80 nSEC DRAM 30 pin SIM Configuration, Page Mode

#### AK584096AGN-70

4 Meg x 8, 70 nSEC Dram 30 pin SIP Configuration, Nibble Mode



# BUSINESS CENTER at NEWBURYPORT


2 NEW PASTURE ROAD, SUITE 1 NEWBURYPORT, MA 01950-4054

VOICE: 978-465-6200 FAX: 978-462-3396 Email: sales@accutekmicro.com

Internet: www.accutekmicro.com

# **MECHANICAL DIMENSIONS**

Inches



Accutek reserves the right to make changes in specifications at any time and without notice. Accutek does not assume any responsibility for the use of any circuitry described; no circuit patent licenses are implied. Preliminary data sheets contain minimum and maximum limits based upon design objectives, which are subject to change upon full characterization over the specific operating conditions.